Data movement has a significant impact on program performance. For multithread programs, this impact is amplified, since different threads often interfere with each other by competing for shared cache space. However, recent de facto locality metrics consider either sequential execution only, or derive locality for multithread programs in an inefficient way, i.e. exhaustive simulation.
Introduction
Efficient utilization of fast memory like cache is a significant factor in performance and energy consumption; it is especially impactful in programs running in parallel, as modern architectures often share memory resources among cores.
One avenue for developers and system engineers to mitigate the cost of data movement involves measuring data locality. Recently, several locality models like reuse distance [5] and footprint [4] were developed. However, most existing locality techniques are designed for sequential programs, and it's infeasible to adapt them for parallel programs [2] . This * This work was done when the author was a grad student at University of Rochester.
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In this paper, we address this problem statically. However, a compiler can only extract thread-local memory access orders from the program flow. This raises the question: can we derive the whole memory access sequence from the thread-local sequences? Enumerating all possible interleavings is expensive: considering 2 threads with each thread has a length-n access traces, the number of possible interleavings would reach to 2 2n . Even with a small trace, n = 150, the number will become 1E+90, larger than the number of atoms in universe. We develop a more light-weight solution called PLUM, which extracts and computes locality information through a pre-defined interleaving pattern, such as uniform interleaving which best simulates the round-robin scheduling used by practical systems. PLUM is the first all-timescale static analysis for multi-thread programs. We believe that PLUM is a good starting point for this research field.
Design and Implementation
PLUM is built on Static Parallel Sampling (SPS) [1] , a tool that derives miss ratios accurately and efficiently during compile time. SPS first collects program control flow information during compile time and then uses it to compute data reuse statistics for sampled iterations. These reuse interval (RI) distributions will be further utilized by RI based locality models to predict the miss ratio curve. Compared with SPS, PLUM adds two components to handle thread interleaving: iteration space to thread mapping and interleaving simulation.
Iteration Space Distribution
PLUM assumes that only the outer-most loop will be parallelized and the Iteration Space (IS) is distributed evenly. The thread-local iteration spaces are obtained by evenly splitting the loop bounds for all outer-most loops. Identical to OpenMP static scheduling, if the iteration space is fully divisible by the thread number, the thread local iteration space partition size will be the same among all threads. Otherwise, threads with smaller id will be assigned with more iterations.
Interleaving Generation
To achieve 1-1 uniform interleaving, each reference (the leaf node in Figure 1 ) in the abstraction tree will be enclosed by a ThreadNode (dark pink node in Figure 1 ) that enumerates all threads, thus enforcing 1-1 uniform interleaving. We use tu-
Considering the above 3-point stencil program running in 2 threads, the memory accesses in sequential execution will follow the order "(
To avoid exhaustive enumeration, we apply sampling in PLUM. Similar to SPS, PLUM generates a specialized version of source code, known as the sampler, to sample reuses for each reference in the loop. The sampler first samples several iteration points from the entire iteration space and then traverses the abstraction tree starting from these sampled points. For each sampled point, it counts the number of accesses until it meets a reuse. The value of the counter is then the reuse interval 1 .
Evaluation
This section evaluates the miss ratio curves predicted by PLUM. We compare them with ground-truth miss ratio curves derived from parallel execution traces gathered by instrumentation. We apply PLUM on 8 PolyBench/C 4.2.1 [3] benchmarks running on 8 threads. The input size is 128x128x128 for all level-3 nested loops, 1024x1024 for level-2 nested loops and 1024 for nature loops.
Accuracy Trace-based analysis will output different miss ratio curves for each execution due to the non-determinism of thread interleaving. Here we use the average miss ratio curve of 20 executions as our baseline. We apply the 1st norm to quantify the accuracy. Table 1 shows the accuracy for all 8 benchmarks. On average, PLUM predicts the miss ratio curve with 93.97% accuracy. With 10% sampling ratio, PLUM achieves 101.97x speedup on average compared to baseline.
Limitation
The assumption for 1-1 interleaving fails to catch the non-determinism of parallel programs. Consider 2 threads with the same access pattern abc. All reuses under 1-1 interleaving will have interval 1, but in a possible real execution (e.g aabcbc), reuse intervals could be more varied.
Taking 2mm for example, PLUM predicts that 22% of accesses form reuse interval 1, while instrumentation shows 1% only. This gap causes the miss ratio for c = 2 cache predicted by PLUM to be 0.78, which is 17.89% inaccurate compared with the true miss ratio, 0.95.
Summary
This paper presents PLUM, a compiler solution that analyzes cache behaviour for parallel programs efficiently and accurately. Evaluation results on PolyBench show that PLUM achieves 93.97% accuracy on average. It is also a starting point to efficiently investigate the most representative interleaving patterns for parallel programs.
